You can manage bookmarks using lists, please log in to your user account for this.
Media type:
Electronic Conference Proceeding
Title:
Demonstration of neuromorphic sequence learning on a memristive array
Contributor:
Siegel, Sebastian
[Author];
Ziegler, Tobias
[Author];
Bouhadjar, Younes
[Author];
Tetzlaff, Tom
[Author];
Waser, Rainer
[Author];
Dittmann, Regina
[Author];
Wouters, Dirk
[Author]
imprint:
ACM New York, NY, USA, 2023
Published in:ACM New York, NY, USA 1 pp. (2023). doi:10.1145/3584954.3585000 ; Neuro-Inspired Computational Elements Conference : [Proceedings] - ACM New York, NY, USA, 2023. - ISBN 9781450399470 - doi:10.1145/3584954.3585000 ; Neuro-Inspired Computational Elements Conference : [Proceedings] - ACM New York, NY, USA, 2023. - ISBN 9781450399470 - doi:10.1145/3584954.3585000 NICE 2023: Neuro-Inspired Computational Elements Conference, San Antonio TX USA, USA, 2023-04-03 - 2023-04-07
Language:
English
DOI:
https://doi.org/10.1145/3584954.3585000
Origination:
Footnote:
Diese Datenquelle enthält auch Bestandsnachweise, die nicht zu einem Volltext führen.
Description:
Sequence learning and prediction are considered principle computations performed by biological brains. Machine learning algorithms solve this type of task, but they require large amounts of training data and a substantial energy budget. An approach to overcome these issues and enable sequence learning with brain-like performance is neuromorphic hardware with brain-inspired learning algorithms. The Hierarchical Temporal Memory (HTM) is an algorithm inspired by the working principles of the neocortex and is able to learn and predict continuous sequences of elements. In a previous study, we showed that memristive devices, an emerging non-volatile memory technology, that is considered for energy efficient neuromorphic hardware, can be used as synapses in a biologically plausible version of the temporal memory algorithm of the HTM model. We subsequently presented a simulation study of an analog-mixed signal memristive hardware architecture that can implement the temporal learning algorithm. This architecture, which we refer to as MemSpikingTM, is based on a memristive crossbar array and a control circuitry implementing the neurons and the learning mechanism. In the study presented here, we demonstrate the functionality of the MemSpikingTM algorithm on a real memristive crossbar array, taped out in a commercially available 130nm CMOS technology node co-integrated with HfO based memristive devices. We explain the algorithm and the functionality of the crossbar array and peripheral circuitry and finally demonstrate context-dependent sequence learning using high-order sequences.