• Medientyp: Buch
  • Titel: Wafer-level testing and test during burn-in for integrated circuits
  • Beteiligte: Bahukudumbi, Sudarshan [VerfasserIn]; Chakrabarty, Krishnendu [VerfasserIn]
  • Erschienen: Boston, Mass. [u.a.]: Artech House, 2010
  • Erschienen in: Artech House integrated microsystems series
  • Umfang: XV, 198 S; Ill., graph. Darst; 24 cm
  • Sprache: Englisch
  • ISBN: 1596939893; 9781596939899
  • RVK-Notation: ZN 4030 : Prüfverfahren in der Technischen Elektronik allgemein; Fehlererkennungsschaltungen; Test elektronischer Schaltungen und Bauelemente
  • Schlagwörter: Integrated circuits Testing ; Integrated circuits Wafer-scale integration ; Semiconductors Testing
  • Entstehung:
  • Anmerkungen: Includes bibliographical references and index
  • Beschreibung: Wafer-level testing refers to a critical process of subjecting integrated circuits and semiconductor devices to electrical testing while they are still in wafer form. Burn-in is a temperature/bias reliability stress test used in detecting and screening out potential early life device failures. This hands-on resource provides a comprehensive analysis of these methods, showing how wafer-level testing during burn-in (WLTBI) helps lower product cost in semiconductor manufacturing. Engineers learn how to implement the testing of integrated circuits at the wafer-level under various resource constraints. Moreover, this book helps practitioners address the issue of enabling next generation products with previous generation testers. Practitioners also find expert insights on current industry trends in WLTBI test solutions

    Wafer-level testing refers to a critical process of subjecting integrated circuits and semiconductor devices to electrical testing while they are still in wafer form. Burn-in is a temperature/bias reliability stress test used in detecting and screening out potential early life device failures. This hands-on resource provides a comprehensive analysis of these methods, showing how wafer-level testing during burn-in (WLTBI) helps lower product cost in semiconductor manufacturing. Engineers learn how to implement the testing of integrated circuits at the wafer-level under various resource constraints. Moreover, this book helps practitioners address the issue of enabling next generation products with previous generation testers. Practitioners also find expert insights on current industry trends in WLTBI test solutions

Exemplare

(0)
  • Status: Ausleihbar