• Medientyp: E-Artikel
  • Titel: Universal Verification Methodology Based Verification of UART Protocol
  • Beteiligte: Kashyap, Bidisha; Ravi, V
  • Erschienen: IOP Publishing, 2020
  • Erschienen in: Journal of Physics: Conference Series
  • Sprache: Nicht zu entscheiden
  • DOI: 10.1088/1742-6596/1716/1/012040
  • ISSN: 1742-6588; 1742-6596
  • Schlagwörter: General Physics and Astronomy
  • Entstehung:
  • Anmerkungen:
  • Beschreibung: <jats:title>Abstract</jats:title> <jats:p>Verification today acts as a constriction of any complex VLSI design. Bringing out improved verification efficiency is a must. Most of the computers and microcontrollers contain a number of serial data ports. These data ports are used to connect with devices such as keyboards and printers which are basically serial input and output devices. Transmission and reception of serial data from an isolated location can be done with the help of a modem connected to the serial port. UART- Universal Asynchronous Receiver and transmitter is a hardware device which facilitates serial transmission and reception of data. In this work presented here, the UART has been designed with the use of the industry standard Verilog HDL code and the verification of the protocol has been done using system Verilog code in UVM environment. The UVM based verification methodology can significantly reduce the time needed for verification.</jats:p>
  • Zugangsstatus: Freier Zugang